CS302 - Digital Logic Design GDB No. 01 Solution and Discussion Spring 2017 Due Date July 12, 2017  

GDB Problem Statment:

The complexity of Integrated Circuits (https://en.wikipedia.org/wiki/Integrated_circuit) is increasing exponentially with time which in turn make the number of available transistors to grow fast within a chip. This increase in number of transistors in an IC is way more than the productive design need. The situation raised due this problem is a well-known design productivity gap.

IoT (https://en.wikipedia.org/wiki/Internet_of_things) and Mobile devices (https://en.wikipedia.org/wiki/Mobile_computing) will significantly decrease the above mentioned design productivity gap, do you agree or disagree? Give your opinion with strong arguments.

Tags: -, 01, 12, 2017, CS302, Date, Design, Digital, Discussion, Due, More…GDB, July, Logic, No., Solution, Spring, and

Views: 879

Replies to This Discussion

  1. When the control line in tri-state buffer is high, the buffer operates like a (OR) Gate.
  2. In Caveman number system the value “2” is represented by symbol “>”.
  3. 1011 – 101 = 0110
  4. A + B = B + A is Commutative Law
  5. 8-Bit parallel data can be converted into serial data by using 8-to-1 multiplexer.
  6. A SOP expression having a domain of 3 variables will have a truth table having 8 combinations of inputs and corresponding output values.
  7. A multiplexer circuit has Multiple input(s) and   Single output(s)
  8. The decimal “10” will have an octal equivalent “12
  9. The 4-bit 2’s complement representation of “-7” is 1001.




© 2018   Created by Irfan Khan MSCS.   Powered by

Badges  |  Report an Issue  |  Terms of Service